IN THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1. (Currently Amended) A method for managing dataflow through a 1 2 processing system, comprising: 3 gathering writes in a buffer before transmitting a burst of writes over an external 4 bus; 5 monitoring the buffer to determine a number of writes in the buffer and whether 6 the number of writes in the buffer exceed a predetermined threshold; 7 identifying an error condition when the number of writes in the buffer exceed the 8 predetermined threshold; and 9 providing control over a rate of a number of writes provided to the buffer in 10 response to the monitored number of writes in the buffer and the predetermined 11 threshold; 12 wherein the providing control over a rate of a number of writes provided to the 13 buffer further comprises providing a vector to a register and scanning the register for the vector to determine when a number of writes in the buffer is static and to slow writes to 14 15 the buffer in response thereto.
 - 2. (Original) The method of claim 1, wherein the providing control further comprises slowing writes to the buffer when the writes in the buffer exceed the predetermined threshold.
 - 3. (Original) The method of claim 1, wherein the gathering writes in a buffer before transmitting a burst of writes over an external bus further comprises transmitting a burst of writes over a bus.

3

4

response thereto.

4. (Original) The method of claim 1 further comprising initiating error 1 2 recovery in response to the writes in the buffer exceeding the predetermined threshold. 5. (Original) The method of claim 1 further comprising providing an 1 2 arbitration signal for controlling access to the external bus in response to the comparison of the writes in the buffer to the predetermined threshold. 3 6. (Canceled) 1 1 7. (Currently Amended) The method of claim [[6]] 1, wherein the 2 providing a vector to a register further comprises asserting an interrupt line to the register 3 to provide an indication of an almost full state for the buffer in response to the vector. 8. The method of claim 1 further comprising clearing the (Original) 1 buffer when the writes in the buffer exceed the predetermined threshold. 2 1 9. (Original) The method of claim 1 further comprising providing a 2 timeout signal for indicating when a transaction is not cleared from the buffer within a

predetermined amount of time and clearing the buffer and external bus transactions in

1	10. (Currently Amended) The method of claim 1 further comprising
2	determining whether an external interface is hung based upon detecting a static buffer
3	pointer representing a lack of movement of writes in the buffer and clearing the buffer
4	and external bus transactions when an the external interface is hung.
1	11. (Currently Amended) A processing system, comprising:
2	a processor for generating writes over a processor bus;
3	a buffer, coupled to the processor bus, for gathering the writes before transmitting
4	a burst of writes over an external bus; and
5	a bus monitor, coupled to the write buffer, for determining a number of writes in
6	the buffer, identifying an error condition when the number of writes in the buffer exceed
7	the predetermined threshold, and providing control over a rate of a number of writes
8	provided to the buffer in response to the monitored number of writes in the buffer and the
9	predetermined threshold; and
10	a register, the buffer monitor providing a vector to the register, the processor
11	scanning the register for the vector to determine when a number of writes in the buffer is
12	static and to slow writes to the buffer in response thereto.
1	12. (Original) The processing system of claim 11 further comprising an
2	external interface coupled to the buffer, the external interface linking the buffer to the
3	external hus

19.

1

(Canceled)

1 13. (Original) The processing system of claim 11, wherein the external 2 bus comprises a PCI-X bus. 1 14. (Original) The processing system of claim 11 further comprising a 2 processor interface coupled to the buffer, the processor interface linking the buffer to a processor bus. 3 15. 1 (Original) The processing system of claim 11, wherein the processor 2 initiates error recovery in response to the writes in the buffer exceeding the 3 predetermined threshold. 1 16. (Original) The processing system of claim 11, wherein the buffer 2 monitor provides an arbitration signal for controlling access to an external bus in response to the comparison of the writes in the buffer to the predetermined threshold. 3 17. 1 (Original) The processing system of claim 11, wherein the buffer 2 monitor comprises bus arbitration and control logic for controlling the movement of data 3 onto the external bus. 1 18. (Original) The processing system of claim 17, wherein the buffer 2 bursts the writes onto the external bus.

20. 1 (Currently Amended) The processing system of claim [[19]] 11, wherein 2 the buffer monitor provides the vector by asserting an interrupt line to the register to 3 provide an indication of an almost full state for the buffer. 21. (Currently Amended) The processing system of claim [[19]] 11, wherein 1 2 the vector represents an almost full state for the buffer. 22. 1 (Original) The processing system of claim 11, wherein the buffer 2 monitor monitors the buffer, the external bus, and the processor bus for error conditions. 23. (Previously Presented) 1 The processing system of claim 22, wherein 2 the error conditions comprise anticipated error conditions based upon detecting a static 3 buffer pointer representing a lack of movement of writes in the buffer. 24. 1 (Original) The processing system of claim 11, wherein the buffer 2 monitor provides a buffer pointer to the processor to control the movement of writes from the processor to the buffer. 3 25. 1 (Original) The processing system of claim 11, wherein the processor 2 clears the buffer when the writes in the buffer exceed the predetermined threshold. 26. (Original) 1 The processing system of claim 11, wherein the buffer 2 monitor comprises a timer for providing a timeout signal to the processor when a transaction on the processor bus is not cleared within a predetermined amount of time. 3

_	27. (Currently Amended) A processing system, comprising.
2	a memory for gathering writes for burst transmission over an external bus; and
3	a processor, coupled to the memory, the processor being configured for
4	monitoring the memory to determine a number of writes in the buffer and whether the
5	number of writes in the memory exceed a predetermined threshold, identifying an error
6	condition when the number of writes in the buffer exceed the predetermined threshold,
7	and providing control over a rate of a number of writes provided to the memory in
8	response to the monitored number of writes in the memory and the predetermined
9	threshold; and
10	a register, wherein a vector is provided to the register, the processor scanning the
11	register for the vector to determine when a number of writes in the buffer is static and to
12	slow writes to the buffer in response thereto

1	28. (Currently Amended) A program storage device readable by a computer,
2	the program storage device tangibly embodying one or more programs of instructions
3	executable by the computer to perform a method for managing dataflow through a
4	processing system, the method comprising:
5	gathering writes in a buffer before transmitting a burst of writes over an external
6	bus;
7	monitoring the buffer to determine a number of writes in the buffer and whether
8	the number of writes in the buffer exceed a predetermined threshold;
9	identifying an error condition when the number of writes in the buffer exceed the
10	predetermined threshold; and
11	providing control over a rate of a number of writes provided to the buffer in
12	response to the monitored number of writes in the buffer and the predetermined
13	threshold;
14	wherein the providing control over a rate of a number of writes provided to the
15	buffer further comprises providing a vector to a register and scanning the register for the
16	vector to determine when a number of writes in the buffer is static and to slow writes to
17	the buffer in response thereto.

29. (Currently Amended) A processing system, comprising:

means for gathering writes for burst transmission over an external bus; and

means, coupled to the means for gathering, for monitoring the means for gather to

determine a number of writes in the buffer and whether the number of writes in the means

for gathering exceed a predetermined threshold, for identifying an error condition when

the number of writes in the buffer exceed the predetermined threshold, and for providing

control over a rate of a number of writes provided to the means for gathering in response

to the monitored number of writes in the buffer and the predetermined threshold; and

a register, wherein a vector is provided to the register, the processor scanning the

register for the vector to determine when a number of writes in the buffer is static and to

slow writes to the buffer in response thereto..